A Field Programmable Gate Array based system is a great hardware platform to support the implementation of hardware controllers such as PID controller and fuzzy controller. It is also programmed as hardware accelerator to speed up the mathematic calculation and greatly enhance the performance as applied to motor drive and motion control. Furthermore, the open structure of FPGA-based system is suitable for those designs with the ability of parallel processing or soft code processor embedded. In this paper, we apply the FPGA to a multi-axis velocity controller design. The developed system integrated three functions inside the FPGA chip, which are respectively the stepping motor drive, the multi-axis motion controller and the motion planning. Furthermore, an embedded controller with a soft code processor compatible to 8051 micro-control unit (MCU) is built to handle the data transfer between the FPGA board and host PC. The MCU is also used to initialize the motion control and run the interpolator. The designed system is practically applied to a XYZ motion platform which is driven by stepping motors to verify its performance.
Introduction
A Field Programmable Gate Array (FPGA) based system is a great hardware platform to support the implementation of controllers such as PID controller, fuzzy controller, adaptive controller, optimum controller, FIR filter and even neuro network system [1] [2] [3] [4] . It could also be programmed as an ASIC chip, which combines many functions into one FPGA chip, such as PID controller, velocity profile generation, interpolator, and data conversion [5] . It is also used to speed up the mathematic calculation and greatly enhance the performance of the motion planning and drive design [6] [7] [8] , or used on the other relative field where hardware calculation is important. In addition, due to the properties of open structure, parallel processing design with FPGA is possible and easily designed [7, 9] . Besides, some IPs of soft code processor for system on a chip (SOC) design are provided, such as the MCU NIOS II, Arduino, or ARM DSP [2] [3] [4] [10] [11] [12] [13] , which could be adopted to easily realize the design of embedded system, or design in co-processor operation. With those IPs, the users could easily program their peripheral circuits connecting to the embedded soft code processor to reach their desired functions and performances.
In this paper, we investigate the feasibility of a motion planning and motion control implemented by FPGA. The proposed motion control chip is based on a soft code processor 8051 and as an embedded system to realize the multi-axis motion control where the velocity control is default to be constrained by the trapezoidal velocity profile. The designed system also realizes the interpolator for multi-axis synchronous operation by adopting the Digital Differential Analyzer (DDA) algorithm [13] [14] [15] [16] . Furthermore, the designed hardware system is connected to a host PC through the universal asynchronous receiver transmitter (UART) interface to receive the pulse commands dominated by the human machine interface (HMI) on PC. Such a soft code MCUbased embedded system has several advantages. Since it is a dedicated and open structure platform, it can be optimized to run the motion planning algorithms in the most efficient way. It may also be attached to the host computer to reduce the computation time by sharing the PC resources. The cost of such hardware system or processor would be a fraction of a general purpose CPU, hence hundreds of soft code MCU can be deployed in parallel to further increase the computational capabilities as compared with those controlled by PC only, or have the competitiveness as compared to such systems of PC plus axis motion control cards due to their flexibility in design. Most important of all, by implementing such a processor and system on reconfigurable hardware, and utilizing high level abstraction of the motion planning algorithms, the motion system is easily realized and totally integrated into the embedded system. The paper is organized in the following manner. In Section 2, the architecture of the proposed system is presented. After that, the designed modules for motion control and velocity profile implementation are shown in Section 3. In Section 4, the stepping motor drive design used to the experiment is shown. In Section 5, the experimental results followed the proposed algorithms are shown by two-axis synchronous operation. Finally, the conclusions are given in Section 6.
The Architecture of the Integrated System
The block diagram of the developed system is shown in Fig. 1 . It includes a Human Machine Interface (HMI) on PC, the motion controller executed by embedded 8051 MCU, the interpolator, the stepping motor drive system. The developed control system could be applied to threeaxis motion system driven by stepping motor, it could also be used to the servo systems which are set in position mode and driven by the A/B phases or pulse/direction commands. The displacement commands for each of the motors are from the HMI on the host PC, and are transferred to the motion controller through the UART interface to generate the stepping pulses under the considerations of trapezoidal velocity profile and multi-axis synchronous operation. After that, the pulse commands are sent to the DDA modules to equally output the stepping pulses to the stepping motor drive system. Finally, the duty cycle controls are added to the stepping commands by passing them through the Pulse Width Modulation (PWM) modules with the current feedbacks, A V and B V [17] , the motor currents are then regulated on the desired level. As stated above, the overall system integrates the motion planning, velocity control and the stepping motor drive in one chip, which has largely reduced the required complicated structure and the area of PCB.
3 The Motion Control Module Design using FPGA
The Velocity Programming Module
This module generates the desired acceleration and deceleration performances, and makes the run speed to the permitted maximum feed rate ( max V in pps). The acceleration and deceleration are constrained by the trapezoidal velocity profile as shown in Fig. 2 . The sampling time for the testing motion platform is set as 5 . 6 T ms. Thus, according to the profile shown in Fig.  2 , the system maximum feed rate is limited to 180 rpm for X, Y and Z axes. In Fig. 2 , the parameters of a is the acceleration and T is the sampling time. To let the system have the same displacements in the acceleration and deceleration durations as Fig. 2 shows, the motors are ideally accelerated to max V from standstill within duration time 4T, and the duration time is also suitable for the deceleration process. The procedures to generate the velocity command with the trapezoidal velocity profile are as in the following three steps: (a) In the acceleration duration, the motor is accelerated from the initial speed 0 V with constant acceleration until the motor reaches to the maximum feed rate max V . The amount of pulse in each sampling time is increased by one, which leads to a constant acceleration. (b) In the constant speed duration, a constant amount of pulse in each sampling time period is generated. Furthermore, the total displacement (in pulse number) and the remaining displacement off the destination are used to decide the time instant for system switching to the deceleration duration. The decisions above-stated are executed by 8051 MCU in FPGA. (c) In the deceleration duration, the motor speed is decelerated from the max V to 0 V with constant deceleration rate. In here, deceleration procedure decreases one pulse for each of the sampling time. However, the remaining distance is another consideration when in deceleration duration, and is discussed in subsection 3.3. 
The Interpolator by Hardware DDA
The parallel processing capability of FPGA makes the multi-axis operation realizable [9] within one chip system. Also, for each of the drive system, its interpolator in here is accomplished by the DDA algorithm. The hardware DDA for one axis, which is shown in Fig. 3 , is mainly made by two 8-bit registers and one 8-bit adder. The motion control system accesses the pulse commands processed in last sub-section, and equally sends the stepping pulse to the motor drive system controlled by DDA. In Fig. 3 , the output port 1 ] [ ' n Z stands for one stepping signal is occurred.
The Two-axis Velocity Command Generation
In Fig. 4 , it demonstrates the algorithm for two axes, Xaxis and Y-axis, motion synchronously, and assumes that the displacement of X-axis (long axis) is greater than Yaxis (short axis). The algorithms are described as follows. There are five steps given to demonstrate the generation of stepping pulse for long axis.
The X-axis Motion Control
Step 1. The pulse commands are stored in the host PC, and the displacements for the two axes are loaded ahead from the host PC to 8051 through the UART interface.
Step 2. The motor dynamics and feed rate are determined by the following equations represented in continuous system,
where X v is the X-axis speed for each of the durations, a is the corresponding acceleration, X S is the displacement in X-axis and t is the duration time. Motion control by digital controller is usually represented in discrete type. Thus, all the variables shown in Equations (1)~(3) could be represented in discrete type, such as
where 2, 1, 0, n . According to the motion control by trapezoidal velocity profile and the dynamics of Equations (1) ~ (3), the motor speed at the three durations shown in Fig. 2 can be decided as follows: (a) Acceleration duration:
Drive system is accelerated under constant acceleration and the drive speed is represented as
(b) Run duration (Constant velocity):
If the point-to-point displacement is long enough, then the system in run duration may existent, and maximum feed rate is asserted.
(c) Deceleration duration: Deceleration is made by decreasing the amount of the generated pulse monotonously.
In Equations (5) (9) Since the displacements have been converted into the amount of pulse, and the stepping motor drive systems are set on position mode, the displacement must be represented in integer. We thus have the maximum velocity in integer as follows: (10) Step 3. According to Equations (5) and (9), the speed in acceleration duration can be realized and calculated in advance. At the duration, the controller monitors the motor speed, and checks whether the speed is greater than the max V or not. Once it is true, the motion system is switched to the next duration, constant velocity or deceleration.
Step 4. In the constant velocity duration, the motor runs with the constant speed c v , and simultaneously 8051 MCU checks the total displacement whether the remaining displacements are smaller than the displacement in the deceleration duration or not, i.e.,
where X Rem is the remaining displacement to the destination in X-axis. Then, the system goes into deceleration duration.
Step 5. Applying Eq. (7) to implement the deceleration control until the total displacement is reached. Eq. (13) is used to determine the desired fraction speed of Y-axis as comparing to X-axis. The flow chart is shown in Fig. 4 . Since the velocity and position are represented as the amount of pulse, and the remaining displacements are subtracted from the desired position in pps. To avoid the condition of over speed, the algorithm is modified as follow.
The Y-axis Interpolation
Since the motion system is realized by hardware circuit, and finite precision of the data width may cause undesired situations such that the error of displacement may exist. Thus, when we implement the motion control, constraint or compensation is necessary [15] . In the designed system, two conditions may exist during the motion command generation and interpolation. The following is used to compensate those drawbacks.
One of the examples with over speed change on the short-axis (Y-axis) is shown in Fig. 6 , where the maximum speed is set to 3 pulses per sampling time. Fig.  6 shows a sudden speed change on Y-axis between the sampling instants 3 and 4. A big sudden speed change may result to the missing of the stepping command owing to the command exceeds the permitted maximum acceleration or deceleration rate. To avoid the situation of suddenly large speed change, we add the derivative compensation as shown in Eqs. (14) and (15) .
else
Eq. (14) shows that if the steps 3, 4 and 5 in Fig. 6 lead to the derivative of speed be greater than the permitted maximum acceleration a, the next speed is decided by Eq. (14) . Otherwise, the next speed is as the
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one of Eq. (15) . The simulated example shown in Fig. 6 is modified according to Eqs. (14) and (15), and the results are shown in Fig. 7 , where the over speed change is avoided to prevent from missing stepping command. Although the over speed interpolation is reduced with the derivative compensation, the over interpolation may also exist as the simulated results shown in Fig. 8 , where the displacement commands on X-and Y-axis are respectively the step numbers of 107 and -93. Thus, if we just consider the over speed change, it is not enough to obtain an exact displacement because of the occurrence of over interpolation. To avoid the situation of over pulse interpolation, we add the constraints of displacement on the Y-axis as follows:
where Y Rem is the remaining distance in the amount of pulse to the desired position, Y V is the speed after the derivative compensation, and Y v is the true interpolation speed. One of the algorithm used to compensate the problem is shown in Fig. 9 where the over interpolator is avoided since the decision of interpolation step is substituted by the remaining displacement of Y-axis.
The FPGA-based Control Board and
Stepping Motor Drive based Motion Platform Fig. 10(a) is the developed FPGA control board, which is mainly designed by Altera cyclone III FPGA, and an USB connector is used to communicate with host PC by UART protocol to download the processed G-code commands to the soft code processor 8051 on control board. The baud rate is 19200 bps. In addition, the control system outputs the stepping signals from the FPGA interface to the stepping motor drive system to drive the motors. The overall system setup is shown in Fig. 10(b) .
(a)
Stepping Motor Driver 
Conclusions
In the paper, we design the multi-axis velocity control system using the FPGA. The system includes a soft code processor 8051, the UART interface, the motion planning and interpolation, and the stepping motor drive. Simulations and experiments are demonstrated on a twoaxis operation. The simulation and experimental results show that the developed multi-axis motion control system has reached the desired performance about the motion control and two axes operation synchronously. To improve the processing performance, a fast baud rate of communication is necessary. We are going to add the USB communication protocol to the system to enhance the performance of data transfer. As regarding to the embedded MCU 8051, it has the most instructions been run in one clock machine cycle. For further requirement on the processing performance, another MCU such as ARM could be adopted to have a better the performance.
